

# DDR VDDQ and VTT Termination Voltage Regulator

CM3202-00

#### **Features**

- Two linear regulators
  - -Maximum 2A current from VDDQ
  - -Source and sink up to 2A VTT current
- 1.7V to 2.8V adjustable VDDQ output voltage
- 500mV typical VDDQ dropout voltage at 2A
- VTT tracking at 50% of VDDQ
- · Excellent load and line regulation, low noise
- Fast transient response
- Meet JEDEC DDR-I and DDR-II memory power spec.
- Linear regulator design requires no inductors and has low external component count
- Integrated power MOSFETs
- Dual purpose ADJ/Shutdown pin
- Built-in over-current limit and thermal shutdown for VDDQ and VTT
- Fast transient response
- Low guiescent current
- TDFN-8, RoHS-compliant, lead-free package

# **Applications**

- · DDR memory and active termination buses
- Desktop computers, servers
- Residential and enterprise gateways
- DSL modems
- Routers and switchers
- DVD recorders
- 3D AGP cards
- LCD TV and STB

### **Product Description**


The CM3202-00 is a dual-output low noise linear regulator designed to meet SSTL-2 and SSTL-3 specifications for DDR-SDRAM  $V_{\text{DDQ}}$  supply and termination voltage  $V_{\text{TT}}$  supply. With integrated power MOSFET's, the CM3202-00 can source up to 2A of VDDQ continuous current, and source or sink up to 2A VTT continuous current. The typical dropout voltage for VDDQ is 500mV at 2A load current.

The CM3202-00 provides fast response to transient load changes. Load regulation is excellent, from no load to full load. It also has built-in over-current limits and thermal shutdown at 170°C.


The CM3202-00 supports Suspend-To-RAM (STR) and ACPI compliance with shutdown mode which tristates VTT to minimize quiescent system current.

The CM3202-00 is packaged in an easy-to-use TDFN-8. Low thermal resistance allows it to withstand high power dissipation at 85°C ambient. It operates over the industrial ambient temperature range of –40°C to 85°C.

# **Typical Application**



# Package Pinout/Pin Descriptions



	PIN DESCRIPTIONS					
LEAD(s)	NAME	DESCRIPTION				
1	VIN	Input supply voltage pin. Bypass with a 220μF capacitor to GND.				
2	NC	Not internally connected. For better heat flow, connect to GND (exposed pad).				
3	VTT	VTT regulator output pin, which is preset to 50% of V <sub>DDQ</sub> .				
4	NC	Not internally connected. For better heat flow, connect to GND (exposed pad).				
5	GND	Ground pin (analog).				
6	GND	Ground pin (power).				
7	ADJSD	This pin is for $V_{\tiny DDQ}$ output voltage adjustment. It is available as long as $V_{\tiny DDQ}$ is enabled. During Manual/Thermal shutdown, it is tightened to GND. The $V_{\tiny DDQ}$ output voltage is set using an external resistor divider connected to ADJSD: $V_{\tiny DDQ} = 1.25V \times \frac{R1 + R2}{R2}$				
7		where R1 is the upper resistor and R2 is the ground-side resistor. In addition, the ADJSD pin functions as a Shutdown pin. When ADJSD voltage is higher than 2.7V (SHDN_H), the circuit is in Shutdown mode. When ADJSD voltage is below 1.5V (SHDN_L), both VDDQ and VTT are enabled. A low-leakage Schottky diode in series with ADJSD pin is recommended to avoid interference with the voltage adjustment setting.				
8	VDDQ	VDDQ regulator output voltage pin.				
EPad	GND	The backside exposed pad which serves as the package heatsink. Must be connected to GND.				

# **Ordering Information**

PART NUMBERING INFORMATION						
		Lead-free Finish				
Pins	Package	Ordering Part Number <sup>1</sup>	Part Marking			
8	TDFN	CM3202-00DE	CM320 200DE			

Note 1: Parts are shipped in Tape and Reel form unless otherwise specified.

# **Specifications**

ABSOLUTE MAXIMUM RATINGS				
PARAMETER	RATING	UNITS		
VIN to GND	[GND - 0.3] to +6.0	V		
Pin Voltages $ V_{\tiny DDO}, V_{\tiny TT} \text{ to GND} \\ \text{ADJSD to GND} $	[GND - 0.3] to +6.0 [GND - 0.3] to +6.0	V		
Output Current VDDQ / VTT, continuous (Note 1) VDDQ / VTT, peak VDDQ Source + VTT Source	2.0 / ± 2.0 2.8 / ± 2.8 3	A A A		
Temperature Operating Ambient Operating Junction Storage	-40 to +85 -40 to + 170 -40 to +150	o o o		
Thermal Resistance, R <sub>JA</sub> (Note 2) TDFN-8, 3mm x 3mm	55	°C/W		
Continuous Power Dissipation (Note 2) TDFN-8, T <sub>A</sub> = 25°C / 85°C	2.6 / 1.5	W		
ESD Protection (HBM)	2000	V		
Lead Temperature (Soldering, 10s)	300	°C		

Note 1: Despite the fact that the device is designed to handle large continuous/peak output currents it is not capable of handling these under all conditions. Limited by the package thermal resistance, the maximum output current of the device cannot exceeds the limit imposed by the maximum power dissipation value.

Note 2: Measured with the package using a 4 sq inch / 2 layers PCB with thermal vias.

STANDARD OPERATING CONDITIONS				
PARAMETER	RATING	UNITS		
Ambient Operating Temperature Range	-40 to +85	°C		
VDDQ Regulator DDR-1 Supply Voltage, VIN Load Current, Continuous Load Current, Peak (1 s) CDDQ	3.1 to 3.6 0 to 2 2.5 220	V Α Α μF		
VTT Regulator DDR-1 Supply Voltage, VIN Load Current, Continuous Load Current, Peak (1 s) C <sub>TT</sub>	3.1 to 3.6 0 to ±2.0 ±2.50 220	ν Α Α μF		
V <sub>IN</sub> Supply Voltage Range	3.10 to 3.60	V		
VDDQ Source + VTT Source Load Current, Continuous Load Current, Peak (1 s)	2.5 3.5	A A		
Junction Operating Temperature Range	-40 to +150	°C		

ELECTRICAL OPERATING CHARACTERISTICS (SEE NOTE 1)						
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
General			•			
I <sub>Q</sub>	Quiescent Current	$I_{DDQ} = 0, I_{TT} = 0$		8	15	mA
I <sub>SHDN</sub>	Shutdown Current	V <sub>ADJSD</sub> = 3.3V (shutdown)		0.1	0.5	mA
SHDN_H	Shutdown Logic High	(Note 2)	2.7			V
SHDN_L	Shutdown Logic Low				1.50	V
UVLO	Under-voltage Lockout	Hysteresis = 100mV	2.4	2.7	2.90	V
T <sub>OVER</sub>	Thermal SHDN Threshold		150	170		°C
T <sub>HYS</sub>	Thermal SHDN Hysteresis			50		°C
TEMPCO	V <sub>DDQ</sub> , V <sub>TT</sub> TEMPCO			150		ppm/°C
VDDQ Regulator			•			•
$V_{\text{DDQ DEF}}$	VDDQ Output Voltage	$I_{DDQ} = 100 \text{mA}$	2.450	2.500	2.550	V
$V_{\text{DDQ LOAD}}$	VDDQ Load Regulation	$10\text{mA} \le I_{DDQ} \le 2A \text{ (Note 3)}$		10	25	mV
V <sub>DDQ LINE</sub>	VDDQ Line Regulation	$3.1V \le V_{IN} \le 3.6V$ , $I_{DDQ} = 0.1A$		5	25	mV
V <sub>DROP</sub>	VDDQ Dropout Voltage	I <sub>DDQ</sub> = 2A (Note 4)		500		mV
I <sub>ADJ</sub>	ADJSD Bias Current			0.8	3	μΑ
I <sub>DDQ LIM</sub>	VDDQ Current Limit		2.0	2.5		Α
VTT Regulator						
$V_{TTDEF}$	VTT Output Voltage	I <sub>TT</sub> = 100mA	1.225	1.250	1.275	V
V <sub>TT LOAD</sub>	VTT Load Regulation	Source, $0 \le I_{TT} \le 2A$ (Note 3) Sink, $-2A \le I_{TT} \le 0$ (Note 3)	-30	10 -10	30	mV mV
V <sub>TT LINE</sub>	VTT Line Regulation	$3.1V \le V_{IN} \le 3.6V, I_{TT} = 0.1A$		5	15	mV
I <sub>TT LIM</sub>	ITT Current Limit	Source / Sink (Note 3)	±2.0	±2.5		Α
I <sub>VTT OFF</sub>	VTT Shutdown Leakage Current	Thermal shutdown enabled			10	μА

Note 1:  $V_{IN} = 3.3V$ ,  $V_{DDQ} = 2.50V$ , VTT = 1.25V (default values),  $C_{DDQ} = C_{TT} = 47 \mu F$ ,  $T_A = 25 \hat{u}$ C unless otherwise specified.


Note 2: The SHDN Logic High value is normally satisfied for full input voltage range by using a low leakage current (bellow  $1\mu A$ ). Schottky diode at ADJSD control pin.


Note 3: Load and line regulation are measured at constant junction temperature by using pulse testing with a low duty cycle.


Changes in output voltage due to heating effects must be taken into account separately. Load and line regulation values are guaranteed up to the maximum power dissipation.


Note 4: Dropout voltage is input to output voltage differential at which output voltage has dropped 100mV from the nominal value obtained at 3.3V input. It depends on load current and junction temperature.


# **Typical Operating Characteristics**
















# **Typical Operating Characteristics**



# **Functional Block Diagram**



# **Application Information**

#### **Powering DDR Memory**

Double-Data-Rate (DDR) memory has provided a huge step in performance for personal computers, servers and graphic systems. As is apparent in its name, DDR operates at double the data rate of earlier RAM, with two memory accesses per cycle versus one. DDR SDRAM's transmit data at both the rising falling edges of the memory bus clock.

DDR's use of Stub Series Terminated Logic (SSTL) topology improves noise immunity and power-supply rejection, while reducing power dissipation. To achieve this performance improvement, DDR requires more complex power management architecture than previous RAM technology.

Unlike the conventional DRAM technology, DDR SDRAM uses differential inputs and a reference voltage for all interface signals. This increases the data bus bandwidth, and lowers the system power consumption. Power consumption is reduced by lower operating voltage, a lower signal voltage swing associated with Stub Series Terminated Logic (SSTL\_2) and by the use of a termination voltage,  $V_{TT}$ . SSTL\_2 is an industry standard, defined in JEDEC document JESD8-9. SSTL\_2 maintains high-speed data bus signal integrity by reducing transmission reflections. JEDEC further defines the DDR SDRAM specification in JESD79C.

DDR memory requires three tightly regulated voltages:  $V_{DDQ}$ ,  $V_{TT}$ , and  $V_{REF}$  (see Typical DDR terminations, Class II). In a typical SSTL\_2 receiver, the higher current VDDQ supply voltage is normally 2.5V with a tolerance of  $\pm 200$ mV. The active bus termination voltage,  $V_{TT}$ , is half of  $V_{DDQ}$ .  $V_{REF}$  is a reference voltage that tracks half of  $V_{DDQ}$ ,  $\pm 1\%$ , and is compared with the  $V_{TT}$  terminated signal at the receiver.  $V_{TT}$  must be within  $\pm 40$ mV of  $V_{REF}$ .




Figure 1. Typical DDR terminations, Class II

The VTT power requirement is proportional to the number of data lines and the resistance of the termination resistor, but does not vary with memory size. In a typical DDR data bus system each data line termination may momentarily consume 16.2mA to achieve the 405mV minimum over  $V_{T}$  needed at the receiver:

$$I_{terminaton} = \frac{405 \,\text{mV}}{Rt(25\Omega)} = 16.2 \,\text{mA}$$

A typical 64 Mbyte SSTL-2 memory system, with 128 terminated lines, has a worst-case maximum  $V_{\tau\tau}$  supply current up to  $\pm$  2.07A. However, a DDR memory system is dynamic, and the theoretical peak currents only occur for short durations, if they ever occur at all. These high current peaks can be handled by the  $V_{\tau\tau}$  external capacitor. In a real memory system, the continuous average  $V_{\tau\tau}$  current level in normal operation is less than  $\pm$  200 mA.

The VDDQ power supply, in addition to supplying current to the memory banks, could also supply current to controllers and other circuitry. The current level typically stays within a range of 0.5A to 1A, with peaks up to 2A or more, depending on memory size and the computing operations being performed.

The tight tracking requirements and the need for  $V_{\tau\tau}$  to sink, as well as source, current provide unique challenges for powering DDR SDRAM.

#### CM3202-00 Regulator

The CM3202-00 dual output linear regulator provides all of the power requirements of DDR memory by combining two linear regulators into a single TDFN-8 package. VDDQ regulator can supply up to 2A current, and the two-quadrant  $V_{TT}$  termination regulator has current sink and source capability to ±2A. The VDDQ linear regulator uses a PMOS pass element for a very low dropout voltage, typically 500mV at a 2A output. The output voltage of  $V_{DDQ}$  can be set by an external voltage divider. The use of regulators for both the upper and lower side of the VDDQ output allows a fast transient response to any change of the load, from high current to low current or inversely. The second output,  $V_{TT}$ , is regulated at  $V_{DDQ}/2$  by an internal resistor divider. Same as VDDQ, VTT has the same fast transient response to load change in both directions. The  $V_{TT}$  regulator can source, as well as sink, up to 2A current. The CM3202-00 is designed for optimal operation from a nominal 3.3VDC bus, but can work with VIN as high as 5V. When operating at higher VIN voltages, attention must be given to the increased package power dissipation and proportionally increased heat generation.

 $V_{\text{REF}}$  is typically routed to inputs with high impedance, such as a comparator, with little current draw. An adequate  $V_{\text{REF}}$  can be created with a simple voltage divider of precision, matched resistors from  $V_{\text{DDQ}}$  to ground. A small ceramic bypass capacitor can also be added for improved noise performance.

#### **Input and Output Capacitors**

The CM3202-00 requires that at least a 220 $\mu$ F electrolytic capacitor be located near the  $V_{IN}$  pin for stability and to maintain the input bus voltage during load transients. An additional 4.7 $\mu$ F ceramic capacitor between the  $V_{IN}$  and the GND, located as close as possible to those pins, is recommended to ensure stability.

A minimum of a  $220\mu F$  electrolytic capacitor is recommended for the  $V_{\tiny DDQ}$  output. An additional  $4.7\mu F$  ceramic capacitor between the  $V_{\tiny DDQ}$  and GND, located very close to those pins, is recommended.

A minimum of a 220 $\mu$ F, electrolytic capacitor is recommended for the  $V_{\tau\tau}$  output. This capacitor should have low ESR to achieve best output transient response. SP or OSCON capacitors provide low ESR at high frequency, and thus are a good choice. In addition, place a 4.7 $\mu$ F ceramic capacitor between the  $V_{\tau\tau}$  pin and GND, located very close to those pins. The total ESR must be low enough to keep the transient within the  $V_{\tau\tau}$  window of 40mV during the transition for source to sink. An average current step of  $\pm$  0.5A requires:

$$ESR < \frac{40mV}{1A} = 40m\Omega$$

Both outputs will remain stable and in regulation even during light or no load conditions.

#### **Adjusting VDDQ Output Voltage**

The CM3202-00 internal bandgap reference is set at 1.25V. The  $V_{\tiny DDQ}$  voltage is adjustable by using a resistor divider, R1 and R2:

$$V_{DDQ} = V_{ADJ} \times \frac{R1 + R2}{R2}$$

where  $V_{ADJ} = 1.25V$ . For best regulator stability, we recommend that R1 and R2 not exceed  $10k\Omega$  each.

# CM3202-00

#### **Shutdown**

ADJSD also serves as a shutdown pin. When this is pulled high (SHDN\_H), both the VDDQ and the VTT outputs tri-state and could sink/source less than  $10\mu$ A. During shutdown, the quiescent current is reduced to less than 0.5mA, independent of output load.

It is recommended that a low leakage Schottky diode be placed between ADJSD Pin and an external shutdown signal to prevent interference with the ADJ pin's normal operation. When the diode anode is pulled low, or left open, the CM3202-00 is again enabled.

#### **Current Limit, Foldback and Over-temperature Protection**

The CM3202-00 features internal current limiting with thermal protection. During normal operation,  $V_{\tiny DDQ}$  limits the output current to approximately 2A and  $V_{\tiny TT}$  limits the output current to approximately ±2A. When  $V_{\tiny TT}$  is current limiting into a hard short circuit, the output current folds back to a lower level, about 1A, until the over-current condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the junction temperature of the device exceeds 170ûC (typical), the thermal protection circuitry triggers and tri-states both VDDQ and VTT outputs. Once the junction temperature has cooled to below about 120ûC, the CM3202-00 returns to normal operation.

#### **Thermal Considerations**

#### **Typical Thermal Characteristics**

The overall junction to ambient thermal resistance ( $\theta_{JA}$ ) for device power dissipation ( $P_D$ ) primarily consists of two paths in the series. The first path is the junction to the case ( $\theta_{JC}$ ) which is defined by the package style and the second path is case to ambient ( $\theta_{CA}$ ) thermal resistance which is dependent on board layout. The final operating junction temperature for any condition can be estimated by the following thermal equation:

$$T_{JUNC} = T_{AMB} + P_D \times (\theta_{JC}) + P_D \times (\theta_{CA})$$
$$= T_{AMB} + P_D \times (\theta_{CA})$$

When a CM3202-00 is mounted on a double-sided printed circuit board with four square inches of copper allocated for "heat spreading," the  $\theta_{JA}$  is approximately 55ûC/W. Based on the over temperature limit of 170ûC with an ambient of 85ûC, the available power of the package will be:

$$P_D = \frac{170^{\circ}C - 85^{\circ}C}{55^{\circ}C/W} = 1.5W$$

#### **PCB Layout Considerations**

TheCM3202-00 has a heat spreader attached to the bottom of the TDFN-8 package in order for the heat to be transferred more easily from the package to the PCB. The heat spreader is a copper pad of dimensions just smaller than the package itself. By positioning the matching pad on the PCB top layer to connect to the spreader during the manufacturing, the heat will be transferred between the two pads. See the Thermal Layout, the CM3202-00 shows the recommended PCB layout. Please be noted that there are four vias on either side to allow the heat to dissipate into the ground and power planes on the inner layers of the PCB. Vias can be placed underneath the chip, but this can be resulted in blocking of the solder. The ground and power planes need to be at least 2 square inches of copper by the vias. It also helps dissipation if the chip is positioned away from the edge of the PCB, and not near other heat-dissipating devices. A good thermal link from the PCB pad to the rest of the PCB will assure the best heat transfer from the CM3202-00 to ambient,  $\theta_{10}$ , of approximately 55ûC/W.

# Bottom Layer Ground Plane Top Layer Copper Connects to Heat Spreader Pin Solder Mask Vias (0.3mm Diameter)

Top View

Note: This drawing is not to scale


Figure 2. Thermal Layout

#### **TDFN-08 Mechanical Specifications**

The CM3202-00DE is supplied in an 8-lead, 0.65mm pitch TDFN package. Dimensions are presented below.

	PAC	KAGE	DIME	NSIO	NS		
Package			TD	DFN			
JEDEC No.	MO-229 (Var. WEEC-1)*						
Leads				6			
Dim.	N	lillimete	rs	Inches			
Diiii.	Min	Nom	Max	Min	Nom	Max	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
<b>A</b> 1	0.00	0.02	0.05	0.000	0.001	0.002	
<b>A</b> 2	0.45	0.55	0.65	0.018	0.022	0.026	
А3	(	0.20 RE	F	0.008 REF			
b	0.25	0.30	0.35	0.010	0.012	0.014	
D	2.90	3.00	3.10	0.114	0.118	0.122	
D2	2.20	2.30	2.40	0.087	0.091	0.094	
E	2.90	3.00	3.10	0.114	0.118	0.122	
E2	1.40	1.50	1.60	0.055	0.059	0.063	
е	0.65 BSC			0.026 BSC			
К	0.45 REF			0.018 REF			
L	0.20	0.30	0.40	0.008	0.012	0.016	
# per tape and reel	3000 pieces						
	Controlling dimension: millimeters						


<sup>\*</sup>This package is compliant with JEDEC standard MO-229, variation VEEC-1 with exception of the D2, E2, and b dimensions as called out in the table above.



**Package Dimensions for 8-Lead TDFN** 

# **Tape and Reel Specifications**

PART NUMBER	PACKAGE SIZE (mm)	POCKET SIZE (mm) B <sub>o</sub> X A <sub>o</sub> X K <sub>o</sub>	TAPE WIDTH W	REEL DIAMETER	QTY PER REEL	P <sub>o</sub>	<b>P</b> ,
CM3202-00DE	3.00 X 3.00 X 0.75	3.30 X 3.30 X 1.00	12mm	330mm (13")	3000	4mm	8mm



# CM3202-00

ON Semiconductor and 🌑are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

N. American Technical Support: 800-282-9855

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Fmail: orderlit@onsemi.com

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

Toll Free USA/Canada

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative